



# POWER PAVILION PUFF INTEL SKL / KABY -H SYSTEM DIAGRAM


01




**H\_PECI (50ohm)**  
Trace Length: <0.5 inches  
Ra,Ca need placement close to PCH.



**PROCHOT# (50ohm)**  
Trace Length <11 inches  
Cb need placement near VR





**CPU\_PLTRST# (50ohm)**  
Trace Length: 10~17 inches





## SKYLAKE Processor (CLK,MISC,JTAG)

**Host CLK:**  
Trace length < 11000 mils  
Trace spacing = 15 / 20 mils, Impedence 90 ohm




**PM\_SYNC (50ohm)**  
Trace Length: 1~11.25 inches



**Design Note(CFG\_RCOMP):**  
DEFENSIVE DESIGN 50-OHM FOR R40PR (SV REQ)


## Processor pull-up (CPU)




## CPU CORE SVID

Layout note:  
1.Need routing together  
2.ALERT need between CLK and DATA.

PLACE THE PU RESISTORS  
CLOSE TO VR  
PULL UP IS IN THE VR MODULE




CLOSE TO CPU  
PLACE THE PU RESISTORS




CLOSE TO CPU  
PLACE THE PU RESISTORS




**PROC\_PWRGD (50ohm)**  
Trace Length: 1~11.25 inches



**THERMTRIP# (50ohm)**  
Trace Length: 1.1~12 inches  
Rb need placement near PCH




**Ra(R10804) Not install in SKL-H**




## HWPD

Ra close to CPU side  
H\_VCCST\_PWRGD trace 0.3" - 1.5"




## CPU VDDQ

Note: please keep plane is enough for VDDQ 2.8A




# SKYLAKE Processor (DMI,PEG,FDI)

03



+1.2VSUS 2,6,10,17,18,42,48,51  
+3VSS 10,12,14,16,26,33,37,41,42,46  
+3V 5,8,10,11,12,13,14,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51

## SKYLAKE Processor (DDR4)










Size Custom	Document Number 06 -- SKL 5/7 (POWER&GND )	Rev 1A
Date: Thursday, December 24, 2015 Sheet 6 of 51		

Follow SKL H EDS page 131 to 45W(GT2): VCC\_CORE=68A



www.aitech.ru

Sense resistor should be placed within 2 inches (50.8 mm) of the processor socket  
Trace Impedance 50 ohm




+VCC\_CORE 43.44




**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number 07 -- SKL 6/7 (POWER&GND)	Rev 1A
Date: Thursday, December 24, 2015   Sheet 7 of 51		

# SKL-HProcessor (GND)



# SKL-H Processor (RESERVED, CFG)





## Processor Strapping

The CFG signals have a default value of '1' if not terminated on the board.

0 Enable; SET DFX\_ENABLED BIT IN DEBUG

1, Disable;





USB 2.0 PORT	
PORT1	USB2 MB
PORT2	USB2 DB
PORT3	USB2 DB
PORT4	HD/IR CAM Option
PORT5	IR CAM Option
PORT6	NC
PORT7	WLAN
PORT8	TOUCH
PORT9-14	NC

USB 3.0 PORT	
PORT1	USB3 MB
PORT2	USB3 DB
PORT3	USB3 DB
PORT4	3D CAMERA





HSIO MUX PORT	
PCIe1-4	NC
PCIe5	Cardreader
PCIe6	Wlan
PCIe7	Lan
PCIe8	NC
PCIe9/SATA0A	SSD PCIE * 4
PCIe10	
PCIe11	
PCIe12	
PCIe13	NC
PCIe14	NC
PCIe15	HDD
PCIe16	NC
PCIe17	NC
PCIe18-20	NC


SSD PCIE x4 LANE

Modify 1005 Change HDD SATA Port2 to port1B

HDD1 (SATA1B 6Gb/s)


SSD PCIE x4 LANE

The 24 MHz (50 Ohm ESR) XTAL used for Skylake-H needs to be replaced by 38.4 MHz (30 Ohm ESR) XTAL for Cannonlake-H.




Crystal Components with Surrounding 10 mil Wide GND Shield Trace  
Break Out: 4-10 mil Wide GND Shield Trace

### RTC Clock 32.768KHz



32.768KHz  
BG332768453 CRYSTAL SMD 32.768KHZ(+/-20PPM,12.5PF)  
footprint: xtl-3\_2X1\_5-2\_5-0\_8h




SSD PCIE x4 LANE

SSD PCIE x4 LANE

ODD (SATA2 3.0Gb/s)


HDD2 (SATA3 6Gb/s)



For SSD Det (SATA0A)

GPIO35:  
SSD SATA IF => High  
SSD PCIE IF => Low

www.aitech1.ru



Card Reader

WLAN


LAN

VGA

SSD


BOM:DIS only



BOM:SSD only






PROJECT : G35	
Quanta Computer Inc.	
Size Custom	Document Number 11 - PCH 3/7 (SATA/LPC/CLK)
Date: Thursday, December 24, 2015	Sheet 11 of 51







































If stuff Da,Db,Ra,Rb, do not stuff Ua,Ub,Ca,Cb,Rc,Rd








GPU type	Part Number	Part Description	Where Used
N16P-GT	AJ0N16P0T05	IC CTRL(908P)N16P-GT-A2(BGA)TOPBSQ	G35A
	AJ0N16P0T06	IC CTRL(908P)N16P-GT-A2(BGA)QBCON	
N16P-GX	AJ0N16P0T14	IC CTRL(908P)N16P-GX-A2(BGA)TOPBSQ	G35A / G37A
	AJ0N16P0T15	IC CTRL(908P)N16P-GX-A2(BGA)QBCON	
N16E-GR	AJ0N16E0T02	IC CTRL(908P)N16E-GR-A1(BGA)TOPBSQ	G35A / G37A
	AJ0N16E0T03	IC CTRL(908P)N16E-GR-A1(BGA)QBCON	



+1.05V\_GFX 19,20,23,51  
NV\_PLLVDD 20







GPU Netname	N16P-GT	N16P-GX	N16E-GR
ROM_SO	4.99K PD	4.99K PD	4.99K PD
ROM_SCLK	4.99K PD	4.99K PD	4.99K PD
STRAP0	49.9K PU	49.9K PU	49.9K PU
STRAP1	NC	NC	NC
STRAP2	NC	NC	NC
STRAP3	NC	NC	NC
STRAP4	NC	NC	NC

4.99K/F\_4: CS24992FB26 RES CHIP 4.99K 1/16W +1%(0402)

10K/F 4: CS31002FB26 RES CHIP 10K 1/16W +1% (0402)

15K/F\_4: CS31502FB24 RES CHIP 15K 1/16W +1% (0402)

20K/F 4: CS32002FB29 RES CHIP 20K 1/16W +-1%(0402)

24.9K/F\_4: CS32492FB16 RES CHIP 24.9K 1/16W +-1%(0402)


30.1K/F 4: CS33012FB18 RES CHIP 30.1K 1/16W +/-1%(0402)

34.8K/F 4: CS33482FB22 RES CHIP 34.8K 1/16W +-1% (0402

45.3K/F 4: CS34532FB18 RES CHIP 45.3K 1/16W +-1% (0402

VRAM Table of N16P-GT      N16P-GT device ID = 0x139A

Vendor	TOP B/S	Mfr. P/N	SIZE	ROM_S1
	QBCON			
Hynix	AKG5PWUTW19	H5GC4H24AJR-T2C	256Mx16	0x6 0110 PD 34.8K
	AKG5PWUTW20			0x4 0100 PD 34.8K
Micron	AKSP5WOTL05	EDW4032B8BG-60-F-R		0x4 0100 PD 24.9K
	AKSP5WOTL06			




Resistor Values	PU to 3V3_MAIN	PD to GND
4.99K OHM	1000	0000
10K OHM	1001	0001
15K OHM	1010	0010
20K OHM	1011	0011
24.9K OHM	1100	0100
30.1K OHM	1101	0101
34.8K OHM	1110	0110
45.3K OHM	1111	0111

VRAM Table of N16P-GX      N16P-GX device ID = 0x139B

Vendor	TOP B/S QBCON	Mfr. P/N	SIZE	ROM_SI
Hynix	AKG5PWUTW19	H5GC4H24AJR-T2C	256Mx16	0x6
	AKG5PWUTW20			0110
Micron	AKG5PW0TL05	EDW4032BABG-60-F-R	256Mx32	PD 34.8K
	AKG5PW0TL06			0x4
Micron	AKG5LGUTL02	MT51J256M32HF-60:A	256Mx32	0100
	AKG5LGUTL03			PD 24.9K
Samsung	AKG5QGDT503	K4G80325FB-HC03	256Mx32	0x9
	AKG5QGDT504			1001
				PU 10K
				0x8
				1000
				PU 4.99K

VRAM Table of N16E-GR N16E-GR device ID = 0x1427

Vendor	TOP B/S	Mfr. P/N	SIZE	ROM_SI
	QBCON			
Hynix	AKG5PWUTW19	H5GC4H24AJR-T2C	256Mx16	0x0 0110 PD 4.99K
	AKG5PWUTW20			
Micron	AKG5PW0TL05	EDW4032BABG-60-F-R		0x1 0001 PD 10K
	AKG5PW0TL06			
Micron	AKG5LGUTL02	MT51J256M32HF-60:A	256Mx32	0x4 0100 PD 24.9K
	AKG5LGUTL03			
Samsung	AKG5QGDT503	K4G80325FB-HC03		0x3 0011 PD 20K
	AKG5QGDT504			



**PROJECT : G35**  
Quanta Computer Inc.




Size Custom	Document Number N16P-GX/GT - 4/5 (MISC)	Rev 1A
Date: Thursday, December 24, 2015		
Sheet 22 of 51		



+3V\_AON 19,22,27,51  
 +3V\_GFX 19,20,21,22,49,51  
 +1.35V\_GFX 20,24,25,50  
 +1.05V\_GFX 19,20,21,51  
 +VGACORE 49

23

# VDD/XVDD : 62A




## GPU BOM:




N16E-GR: Ca Unstuff, Cb Stuff (Default)  
 N16P-GX/GT/N16S-GTR-B: Ca change 4.7u stuff, Cb unstuff

4.7 uF : CH5471K9E07 CAP CHIP  
 4.7u 6.3V(+10%,X5R,0603)










For meet Power down sequence for +3V\_GFX



1127 Change R1072 from 4.7K to 0 for GPU PWR sequence  
 1127 Change C1108 from I to NI for GPU PWR sequence



RST PD place to the end of daisy-chain.




```

GDDR5 Mode H Mapping
< 0-31 > < 32-63 > Memory
CM00 CM016 CS*
CM01 CM017 A3_BA3
CM02 CM018 A2_BA0
CM03 CM019 A4_BA2
CM04 CM020 A5_BA1
CM05 CM021 WE*
CM06 CM022 A7_A8
CM07 CM023 A6_A11
CM08 CM024 AB1*
CM09 CM025 A12_RFU
CM10 CM026 A0_A10
CM11 CM027 A1_A9
CM12 CM028 RAS*
CM13 CM029 RST*
CM14 CM030 CKE*
CM15 CM031 CAS*


```


## MF=0 Non-mirrored



The left diagram shows a correct connection for the FB pin (pin 11) of the ADXL345. It is connected to a 1.35V\_GFX supply through a 0.1uF capacitor (C1186) and a 10K pull-up resistor (R1187). The FB pin is also connected to the ADXL345 pin 11. The right diagram shows an incorrect connection where the FB pin (pin 11) is connected to a 1.35V\_GFX supply through a 10K resistor (R1120) and a 10K pull-up resistor (R1119). This configuration can cause the ODT value to be incorrect.

## MF=0 Non-mirrored





**PROJECT : G35**  
 Quanta Computer Inc.


Size	Document Number	Rev
	<b>N16P-GX/GT GDDR5 VRAM 2/2</b>	1A

Thursday, December 24, 2015 12:57 PM Sheet 84 of 84

## LID Switch





## Touch screen



**eDP Conn.**



## TS USB Interface




**27**

TX2_HDMI+	R7716	120/F 4	TX2_HDMI-
TX1_HDMI+	R7717	120/F 4	TX1_HDMI-
TX0_HDMI+	R7719	120/F 4	TX0_HDMI-
TXC_HDMI+	R7722	120/F 4	TXC_HDMI-

The schematic diagram illustrates the DGPU\_CL\_HDMIIP circuit. It features a +3V\_AON input connected to a network of capacitors (R7727, R7728, R7729, R7730, R7733, R7734, R7737, R7738) and a MOSFET (Q7704) with a 2N7002K gate. The MOSFET's source is connected to ground and its drain is connected to the HDMI+ and HDMI- lines. A 2M resistor (R7741) and a 0.1uF/16V capacitor (C7728) are also shown in the circuit.

Pin	Signal	Function	IO Type	IO Voltage	IO Width	IO Description
21	GPU_D0	C7723	0.1U/16V	4	TX0 HDMI+	
21	GPU_D0#	C7724	0.1U/16V	4	TX0 HDMI-	
21	GPU_D1	C7721	0.1U/16V	4	TX1 HDMI+	
21	GPU_D1#	C7722	0.1U/16V	4	TX1 HDMI-	
21	GPU_D2	C7725	0.1U/16V	4	TX2 HDMI+	
21	GPU_D2#	C7726	0.1U/16V	4	TX2 HDMI-	
21	GPU_CLK	C7727	0.1U/16V	4	TXC HDMI+	
21	GPU_CLK#	C7729	0.1U/16V	4	TXC HDMI-	
21	GPU_DDCCLK					
21	GPU_DDCDATA					



Close to HDMI connector

U7701

TX0, HDMI-CN	1	IN1	NC	10	TX0, HDMI-CN
TX0, HDMI+CN	2	IN2	NC	9	TX0, HDMI+CN
	3	GND	NC	8	
TXC, HDMI-CN	4	GND	NC	7	TXC, HDMI-CN
TXC, HDMI+CN	5	IN3	NC	6	TXC, HDMI+CN
		IN4	NC		

CPDA10R5V0P-HF

U7702

TX1, HDMI-CN	1	IN1	NC	10	TX1, HDMI-CN
TX1, HDMI+CN	2	IN1	NC	9	TX1, HDMI+CN
	3	GND	NC	8	
TX2, HDMI-CN	4	GND	NC	7	TX2, HDMI-CN
TX2, HDMI+CN	5	IN3	NC	6	TX2, HDMI+CN
		IN4	NC		

CPDA10R5V0P-HF






[illegible]

0925 Del Net HDMI\_DET\_C




**PROJECT : G35**  
Quanta Computer Inc.

Size Custom	Document Number <b>27 -- HDMI/HDMI REDRIVER</b>	Rev 1A
Date: Thursday, December 24, 2015	Sheet 27of	51




1124 Add SPK\_ID for Smart amp feature






Digital

Analog




ALC3258-CG x QFN48





+5V\_AVDD >40mils trace




1123 Add 1000P for EMI request




place to near or under codec









## HOLE







## ESD




1125 Reserve ESD protection component

## Daughter Board

1123 Add PWR LED MOS Circuit





## UART for Win7 WHQL DEBUG




Place Back to Back La

www.aitech1.ru



10/08 3D Camera MIC combine in LCD CONN

## 3D Camera Conn.




## USB3.0

USB3.0 Re-driver IC

www.aitech1.ru

1123 Change UB3 re driver power rail  
from +1.8V\_DEEP\_SUS to +1.8V

## USB3.0 re-driver IC



0925 Correct Port net name

Layout Notes:  
Stubs Trace less than 150mil

Table 4. C1 pin controls long/medium/short traces


State	Channel type	Pin C1 state	Channel B	Channel A	
			EQ <sup>[1]</sup>	DE <sup>[2]</sup>	OS <sup>[3]</sup>
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

Table 5. C2 pin controls long/medium/short traces


State	Channel type	Pin C2 state	Channel A	Channel B	
			EQ <sup>[1]</sup>	DE <sup>[2]</sup>	OS <sup>[3]</sup>
H	Long	H	9 dB	-5.3 dB	1.1 V
high-Z	Medium	high-Z	6 dB	-3.1 dB	1.0 V
L	Short	L	3 dB	0 dB	0.9 V

28,40,41,46,51 +5VPCU  
5,10,30,33,37,38,40,41 +3VPCU  
28,47 +1.8V


### SATA LED




### HDD




www.aitech1.ru





### Mini Card WLAN/BT(Optional)




### Support Wake Function(Reserve)




### For EMI Suggestion




## TPM (2.0)




## Accelerometer Sensor



## IR CAM




1015 Add IR CAM circuit



**PROJECT : G35**  
Quanta Computer Inc.



Thursday, December 24, 2015 34 51  
Date: Sheet of









5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,37,38,43,46,49

+3V





Share Pin  
SD / MMC




www.aitech1.ru


11/ 30 change to 22 ohm & stuff 5.6p for EMI request




KEYBOARD Con.




KEYBOARD PULL-UP




KB LIGHT CONN





Touch Pad Connector




FAN









www.aitech1.ru










+VIN	26,38,39,40,42,43,44,45,47,48,49,50
+3VS5	10,12,14,16,26,33,37,42,46,47,48,51
+5VS5	10,26,28,30,42,43,44,45,46,47,48,49,50,51
+3VPCU	5,10,30,33,37,38,40
+5VPCU	28,40,46,51




+VIN	26,38,39,40,41,43,44,45,47,48,49,50
+5VS5	10,26,28,30,41,43,44,45,46,47,48,49,50,51
+1.2VSUS	2,6,10,17,18,48,51
DDR_VTT	17,18
+2.5VSUS	17,18








H-line42(35W)  
TDC:49A  
Iccmax:60A  
OCP:86A  
Loadline = -1.8 mV/A

H-line42(45W)  
TDC:56A  
Iccmax:68A  
OCP:86A  
Loadline = -1.8 mV/A









www.aitech1.ru

S1 Change



+3V	5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,49
+5V	26,27,28,29,31,32,38,49
+3VS5	10,12,14,16,26,33,37,41,42,47,48,51
+5VS5	10,26,28,30,41,42,43,44,45,47,48,49,50,51
+3VSUS	38
+3VLANVCC	35
+5V_CAM	31
+3V_DEEP_SUS	9,10,12,13,14,16,18

 NB5	<b>PROJECT : X1F</b>				Rev 1A
	Quanta Computer Inc.				
	Size Custom	Document Number <b>Load switch IC (AOZ1331D)</b>			
	Date: Thursday, December 24, 2015	Sheet 46	of 51		





## Volume Segment



Vcc\_STG: 0.04A

Vcc\_IO: 5.5A


&lt;= 10ms full load ready

Imax:5.5A

Imax:0.04A



Reserve for separating +1.0V and VCCIO




+0.95 +/- 5%  
Continue:4A  
Peak:5.5A  
OCP minimum:8A

+1.0V	2,5,6,10,16,37
+3V5S	10,12,14,16,26,33,37,41,42,46,47,51
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,50,51
+VCCIO	3,6,16
+1.0V_DEEP_SUS	10,11,14,16,47
+1.2V_VCCPLL_OC	6
+1.2VSUS	2,6,10,17,18,42,51



PROJECT : X1F  
Quanta Computer Inc.

Size	Document Number	Rev
Custom	+1.0V/+VCCSTPLL/+VCCIO	1A
Date: Thursday, December 24, 2015	Sheet 48 of 51	




	Ra	Rb	Rc	Rd	Re	Rf	Rg
N16E-GR	8.66K	NA	NA	Stuff	NA	NA	Stuff
N16P-GX	13.7K	NA	NA	Stuff	NA	NA	Stuff
N16P-GT	8.25K	Stuff	Stuff	NA	Stuff	Stuff	NA

**N16E-GR (40/50W)**  
**EDP: 62A**  
**EDP peak: 119A**  
**OCP minimum 144A**

+3V	5,9,10,11,12,13,14,16,17,18,19,22,26,27,28,29,30,32,33,34,35,36,37,38,43,46
+VIN	26,38,39,40,41,42,43,44,45,47,48,50
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,50,51
+3V_GFX	19,20,22,23,51
+VGCORE	23




**2015/11/27 SI for EE sequency**



**+1.05V\_GFX Volt +/- 5%**  
**EDP=2.38A**  
**EDP\_peak = 2.45A**

## 2015/12/03 EE sequency change



+VIN	26,38,39,40,41,42,43,44,45,47,48,49,50
+3VS5	10,12,14,16,26,33,37,41,42,46,47,48
+5VS5	10,26,28,30,41,42,43,44,45,46,47,48,49,50
+3V_GFX	19,20,22,23,49
+3V_AON	19,22,23
+1.2VSUS	2,6,10,17,18,42,48
+1.05V_GFX	19,20,21,23